Técnicas para redução de consumo em conversores analógico-digitais por aproximação sucessiva e compartilhamento de carga

• Ano de defesa: 2012
• Autor(a) principal: Kuntz, Taimur Gibran Rabuske
• Tipo de documento: Dissertação
• Tipo de acesso: Acesso aberto
• dARK ID: ark:/26339/0013000008cjw
• Idioma: por
• Instituição de defesa: Universidade Federal de Santa Maria; BR; Ciência da Computação; UFSM; Programa de Pós-Graduação em Informática
• Palavras-chave em Português: Conversores analógico-digitais; Eficiência energética; Conversores por registrador de aproximação sucessiva; Compartilhamento de carga; Analog-to-digital conveters; Energy efficiency; Successive approximation register converters; Charge sharing; CNPQ::CIENCIAS EXATAS E DA TERRA::CIENCIA DA COMPUTACAO
• Link de acesso: http://repositorio.ufsm.br/handle/1/5391

New trends and emerging technologies motivate the design of analog-to-digital converters (ADCs) which must fit in increasingly constrained environments. Within this context, one design metric which is constantly forced towards reduction is the power consumption, leading the designers to come up with improvements in both the architecture and circuit levels. This work aims to push forward the energy efficiency of the successive approximation charge sharing ADC, which is a relatively new and unexplored architecture. Therefore, three complete ADCs are designed throughout this work, each one bringing novelties that help decreasing the power consumption. The techniques devised here include novel manners of dealing with the tracking of the input signal and a circuit to reduce power drained in the pre-charge cycle. Also, three different architectures of digital controller for this ADC topology are designed. Moreover, a novel bootstrapping switch circuit is presented, which provides lower devices-count and a extremely high energy efficiency.